|
Verification IP - PCI Express
The Sibridge PCI Express (PCIE) Verification IP is a reusable, configurable, pre-verified, plug-and-play verification component developed in System Verilog.
|
|
Download (Hits: 54)
|
|
|
Verification IP - USB 3.0
Sibridge Technologies USB3.0 Verification IP is the Industry’s most comprehensive protocol validation solution for predictable verification of USB based designs.
|
|
Download (Hits: 27)
|
|
|
Verification IP - USB 2.0
Sibridge's USB2.0 Verification IP is the Industry’s most comprehensive protocol validation solution for predictable verification of USB based designs.
|
|
Download (Hits: 10)
|
|
|
Verification IP - Ethernet
The Sibridge Ethernet (ETH) Verification IP is a reusable, configurable, pre-verified, plug-and-play verification component developed in System Verilog.
|
|
Download (Hits: 23)
|
|
|
Verification IP - I2C
The Sibridge Inter-Integrated Circuit (I2C) Verification IP is a reusable, configurable, pre-verified, plug-and-play verification component developed in SystemVerilog.
|
|
Download (Hits: 21)
|
|
|
Design IP - PCI Express
PCI Express is the third generation high performance I/O bus used to interconnect peripheral devices in applications such as computing and communication platforms.
|
|
Download (Hits: 14)
|
|
|
Design IP - Ethernet 10G
The Sibridge Technologies 10-Gigabit Ethernet IP Layer 2 core provides a complete IEEE 802.3ae Ethernet Layer 2 solution.
|
|
Download (Hits: 4)
|
|
|
Design IP - USB 3.0 Host
Sibridge's USB 3.0 Host Controller is a high performance, low gate count, xHCI compliant semiconductor IP designed for SuperSpeed USB host implementations in ASIC or Structured ASIC and engineered for 130 nm process nodes and smaller geometries.
|
|
Download (Hits: 4)
|
|
|
Design IP - USB 3.0 Device
Sibridge's USB 3.0 Device Controller is a high performance, low gate count, xHCI compliant semiconductor IP designed for SuperSpeed USB device implementations in ASIC or Structured ASIC and engineered for 130 nm process nodes and smaller geometries.
|
|
Download (Hits: 8)
|
|
|
Design IP - USB 2.0
The Sibridge Technologies® MUSBMHDRC is a multi-point Hi-
Speed dual role USB controller with a complete USB On-The-Go (OTG) capabilities for use in point-topoint communications with other OTG devices and host computers, as well as in multi-point communications with a network of USB 2.0
peripherals and hubs.
|
|
Download (Hits: 5)
|
|
|
Design IP - DDR 2/3
DDR 2/3 is the next generation of SDRAM memory technology.
|
|
Download (Hits: 6)
|
|
|
Design IP - SATA Host Controller
The Sibridge Technologies Serial ATA (SATA) Host Controller provides an efficient and easy-to-use interface to SATA devices.
|
|
Download (Hits: 3)
|
|
|
Design IP - SATA Device Controller
The Sibridge Technologies Serial ATA (SATA) Device Controller is designed to interface between a host system and a storage
device with either solid state or rotating media.
|
|
Download (Hits: 4)
|
|
|
Design IP - PATA
The Sibridge Technologies parallel ATA device controller is designed to interface between a host system and a storage controller in either solid state or rotating media.1
|
|
Download (Hits: 3)
|
|
|
Design IP - PCMCIA Host Controller
The Sibridge Technologies PCMCIA core provides an efficient and easy-to-use interface to devices that are PCMCIA card 2.1 compliant.
|
|
Download (Hits: 2)
|
|
|
Design IP - PCMCIA Device Controller
The Sibridge Technologies PCMCIA core provides PCMCIA card2.1 compliance to SoC devices.
|
|
Download (Hits: 3)
|
|
|
Design IP - UART
The SI-M16x50 is an extension of the SI-16550S UART with FIFOs, with enhancements that emulate features found in similar discrete devices with a range of part numbers.
|
|
Download (Hits: 3)
|
|
|
Design IP - UART I/F
The Sibridge Technologies SI-M16550S core provides a fully programmable UART that is functionally compatible with the NS 16550AF device.
|
|
Download (Hits: 2)
|
|
|
Design IP - I2C
The SI-MI2CV provides an interface between a microprocessor andan I2C bus.
|
|
Download (Hits: 2)
|
|
|
Design IP - I2Cv2
The SI-MI2Cv2 provides an interface between a
microprocessor and an I2C bus that conforms to V2.1 of the I2C bus specification.
|
|
Download (Hits: 3)
|
|